A Microarchitecture for a Superconducting Quantum Processor
نویسندگان
چکیده
منابع مشابه
Validation of Turandot, a fast processor model for microarchitecture exploration
We describe the results in validating the performance projections from a parameterized trace-driven simulation model of a speculative out-of-order superscalar processor, which has been developed with the objective of acting as a microarchitecture exploration tool. Because of its objective, the model -called Turandothas been designed to deliver much higher simulation speed than what is achieved ...
متن کاملIBM POWER8 processor core microarchitecture
core microarchitecture B. Sinharoy J. A. Van Norstrand R. J. Eickemeyer H. Q. Le J. Leenstra D. Q. Nguyen B. Konigsburg K. Ward M. D. Brown J. E. Moreira D. Levitan S. Tung D. Hrusecky J. W. Bishop M. Gschwind M. Boersma M. Kroener M. Kaltenbach T. Karkhanis K. M. Fernsler The POWER8i processor is the latest RISC (Reduced Instruction Set Computer) microprocessor from IBM. It is fabricated using...
متن کاملA scalable control system for a superconducting adiabatic quantum optimization processor
We have designed, fabricated and operated a scalable system for applying independently programmable timeindependent, and limited time-dependent flux biases to control superconducting devices in an integrated circuit. Here we report on the operation of a system designed to supply 64 flux biases to devices in a circuit designed to be a unit cell for a superconducting adiabatic quantum optimizatio...
متن کاملProcessor Microarchitecture: An Implementation Perspective
This lecture presents a study of the microarchitecture of contemporary microprocessors. The focus is on implementation aspects, with discussions on their implications in terms of performance, power, and cost of state-of-the-art designs. The lecture starts with an overview of the different types of microprocessors and a review of the microarchitecture of cache memories. Then, it describes the im...
متن کاملIBM System z10 processor cache subsystem microarchitecture
With the introduction of the high-frequency IBM System z10e processor design, a new, robust cache hierarchy was needed to enable up to 80 of these processors aggregated into a tightly coupled symmetric multiprocessor (SMP) system to reach their performance potential. Typically, each time the processor frequency increases by a significant factor, as did the z10e processor over the predecessor IB...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Micro
سال: 2018
ISSN: 0272-1732,1937-4143
DOI: 10.1109/mm.2018.032271060